View EMC1182-2-AIA-TR_7123795.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

smsc emc1182 revision 1.0 (07-11-13) datasheet datasheet product features emc1182 dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications general description the emc1182 is a high accuracy, low cost, 1.8v system management bus (smbus) compatible temperature sensor. advanced features such as resistance error correction (rec), beta compensation (to support cpu diodes requiring the bjt/transistor model includi ng 65nm and lower geometry processors) and automatic diode type detection combine to provide a robust solution for co mplex environmental monitoring applications. the ability to communicate at 1.8v smbus levels provides compatible i/o for the advanced processors found in today?s tablet and smartphone applications. the emc1182 monitors two temperature channels (one external and one internal), providing 1c accuracy for both external and internal diode temperatures. rec automatically eliminates t he temperature error caused by series resistance allowing greater flexibility in routing thermal diodes. frequency hopping* and analog filters ensure remote diode traces can be as far as ei ght (8) inches without degrading the signal. beta compensation eliminates temperature errors caused by low, variable beta tran sistors common in today's fine geometry processors. the automatic beta detection feature monitors the external diode/transistor and determines the optimum sensor settings for accurate temperature measurements regardless of proc essor technology. this frees the user from providing unique sensor configurations for each temperature monitoring application. these advanced features plus 1c measurement accuracy provide a low-cost, highly flexible and accurate solution for critical temperature monitoring applications. applications ? notebook computers ? desktop computers ? industrial ? embedded applications features ? support for diodes requiring the bjt/transistor model ? supports 65nm and lower geometry cpu thermal diodes ? pin and register compatible with emc1412 ? automatically determines external diode type and optimal settings ? resistance error correction ? frequency hops the remote sample frequency to reject dc converter and other coherent noise sources* ? consecutive alert queue to further reduce false alerts ? up to 1 external temperature monitor ? 25c typ, 1c max accuracy (20c < t diode < 110c) ? 0.125c resolution ? supports up to 2.2nf diode filter capacitor ? internal temperature monitor ? 1c accuracy ? 0.125c resolution ? 3.3v supply voltage ? 1.8v smbus operation ? programmable temperature limits for alert /therm2 (85c default high limit and 0c default low limit) and therm (85c default) ? available in small 8-pin 2mm x 3mm tdfn rohs compliant package ? available in small 8-pin 3mm x 3mm dfn rohs compliant package * technology covered under the us patent 7,193,543. cpu / gpu emc1182 host dp dn smdata thermal junction smclk smbus interface therm / addr alert / therm2 power control vdd gnd vdd = 3.3v 1.8v ? 3.3v 1.8v therm / addr alert / therm2 internal temp diode switching current analog mux internal temperature register digital mux digital mux limit comparator low limit registers high limit registers conversion rate register interupt masking status registers configuration register smbus interface smclk smdata dp 1 d n1 v dd gnd external temperature register(s) ? adc therm limit register therm hysteresis register smbus address decode emc1182
ordering information: this product meets the halogen maximum concentration values per iec61249-2-21 for rohs compliance and environmen tal information, please visit www.smsc.com/rohs please contact your smsc sales representative fo r additional documentation related to this product such as application notes, anomaly sheets, and design guidelines. ordering number package features smbus address emc1182-a-ac3-tr 8-pin tdfn 2mm x 3mm (rohs compliant) two temperature sensors, alert /therm2 and therm pins, fixed smbus address selectable via therm pull-up emc1182-1-aia-tr 8-pin dfn 3mm x 3mm (rohs compliant) two temperature sensors, alert /therm2 and therm pins, fixed smbus address 1001_100(r/w ) emc1182-1-ac3-tr 8-pin tdfn 2mm x 3mm (rohs compliant) two temperature sensors, alert /therm2 and therm pins, fixed smbus address 1001_100(r/w ) EMC1182-2-AIA-TR 8-pin dfn 3mm x 3mm (rohs compliant) two temperature sensors, alert /therm2 and therm pins, fixed smbus address 1001_101(r/w ) emc1182-2-ac3-tr 8-pin tdfn 2mm x 3mm (rohs compliant) two temperature sensors, alert /therm2 and therm pins, fixed smbus address 1001_101(r/w ) dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 2 smsc emc1182 datasheet copyright ? 2013 smsc or its subsidiaries. all rights reserved. circuit diagrams and other information relating to smsc products are included as a means of illustrating typical applications. consequently, complete information sufficient for construction purposes is not necessarily given. although the information has been checked and is believed to be accurate, no re sponsibility is assumed for inaccuracies. smsc reserves the right to make changes to specifications and product descriptions at any time without notice. contact your local sm sc sales office to obtain the latest specifications before placing your product order. the provision of this information does not convey to the purchaser of the described semicond uctor devices any licenses under any patent rights or other intellectual property rights of smsc or others. all sales are expressly conditional on your agreement to the te rms and conditions of the most recently dated version of smsc's standard terms of sale agreement dated before the date of your order (the "terms of sale agreement"). the pro duct may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. anomaly sheets are availab le upon request. smsc products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. any and all such uses without prior written approval of an officer of smsc and further testing and/or modification will be fully at the risk of the customer. copies of this document or other smsc literature, as well as the terms of sale agreement, may be obtained by visiting smsc?s website at h ttp://www.smsc.com. smsc is a registered trademark of standard microsystems corporat ion (?smsc?). product names and company na mes are the trademarks of their respective holders. the microchip name and logo, and the microchip logo are registered trademarks of microchip technology incorporated in the u.s.a . and other countries. smsc disclaims and excludes any and all w arranties, including without li mitation any and all implied warranties of merchantabil ity, fitness for a particular purpose, title, and against infringement and the like, and any and all warranties arising from any cou rse of dealing or usage of trade. in no event shall smsc be liabl e for any direct, incidental, indi rect, special, punitive, or cons equential damages; or for lost data, profits, savings or revenues of any kind; regardless of the form of action, whether based on contrac t; tort; negligence of smsc or others; strict liability; breach of warranty; or otherwise; whether or not any remedy of buyer is h eld to have failed of its essential purpose, and whether or not smsc has been advised of the possibility of such damages.
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 3 revision 1.0 (07-11-13) datasheet table of contents chapter 1 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 chapter 2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 chapter 3 electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.1 absolute maximum ratings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.2 electrical specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.3 smbus electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 chapter 4 system management bus int erface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.1 communications protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.1.1 smbus start bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.1.2 smbus address and rd / wr bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.1.3 therm pin considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.1.5 smbus data bytes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.1.6 smbus ack and nack bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.1.7 smbus stop bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.1.8 smbus timeout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.1.9 smbus and i 2 c compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.2 smbus protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.2.1 write byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.2.2 read byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.2.3 send byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.2.4 receive byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.3 alert response address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 chapter 5 product description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.1 modes of operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5.2 conversion rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.3 dynamic averaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.4 therm output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.4.1 therm pin considerations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.5 alert / therm2 output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.5.1 alert / therm2 pin interruptalert mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.5.2 alert / therm2 pin comparatortherm mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.6 temperature measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5.6.1 beta compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5.6.2 resistance error correction (rec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5.6.3 programmable external diode ideality factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5.7 diode faults . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.8 consecutive alerts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.9 digital filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.10 temperature measurement results and data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 chapter 6 register description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 6.1 data read interlock. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 6.2 temperature data registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 6.3 status register 02h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 4 smsc emc1182 datasheet 6.4 configuration register 03h / 09h. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 6.5 conversion rate register 04h / 0ah . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 6.6 limit registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.7 scratchpad registers 11h and 12h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.8 one shot register 0fh . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.9 therm limit registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.10 channel mask register 1fh . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.11 consecutive alert register 22h. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.12 beta configuration register 25h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 6.13 external diode ideality factor register 27h . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 6.14 filter control register 40h. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 6.15 product id register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 6.16 smsc id register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 6.17 revision register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 chapter 7 typical operating curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 chapter 8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 0 8.1 package markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 chapter 9 datasheet revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 5 revision 1.0 (07-11-13) datasheet list of figures figure 1.1 emc1182 block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 2.1 emc1182 pin diagram, tdfn-8 2mm x 3mm / dfn- 8 3mm x 3mm . . . . . . . . . . . . . . . . . . . 8 figure 4.1 smbus timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 4.4 isolating the therm pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 5.1 system diagram for emc1182 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 5.2 isolating therm pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 5.3 isolating alert and sys_shdn pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 5.4 temperature filter step response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 5.5 temperature filter impulse response. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 8.1 2mm x 3mm tdfn package drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 figure 8.3 2mm x 3mm tdfn package pcb land pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 figure 8.2 2mm x 3mm tdfn package dimensi ons . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 figure 8.4 3mm x 3mm dfn package drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2 figure 8.5 3mm x 3mm dfn package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 figure 8.6 8 pin dfn pcb footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 8.7 emc1182-1 8-pin tdfn package markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 figure 8.8 emc1182-2 8-pin tdfn package markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 figure 8.9 emc1182-a 8-pin tdfn package markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 figure 8.10 emc1182-1 8-pin dfn package markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 figure 8.11 emc1182-2 8-pin dfn package markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 6 smsc emc1182 datasheet list of tables table 2.1 emc1182 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 2.2 pin types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 3.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 3.2 electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 3.3 smbus electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 4.1 smbus address decode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 4.1 protocol format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 table 4.2 write byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 4.3 read byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 4.4 send byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 4.5 receive byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 4.6 alert response address protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 5.1 supply current vs. conversion rate for emc1182 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 5.2 temperature data format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 6.1 register set in hexadecimal order . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 6.2 temperature data registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 6.3 status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 6.4 configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 6.5 conversion rate register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 6.6 conversion rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 6.7 temperature limit registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 6.8 scratchpad register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 6.9 therm limit registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 6.10 channel mask register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 6.11 consecutive alert register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 6.12 consecutive alert / therm settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 6.13 beta configuration register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 6.14 ideality configuration registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 6.15 ideality factor look-up table (diode model) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 6.16 substrate diode ideality factor look-up table (bjt model) . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 6.17 filter configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 6.18 filter decode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 6.19 product id register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 6.20 manufacturer id register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 6.21 revision register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 9.1 customer revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
internal temp diode switching current analog mux internal temperature register digital mux digital mux limit comparator low limit registers high limit registers conversion rate register interupt masking status registers configuration register smbus interface smclk smdata dp dn v dd gnd external temperature register(s) adc therm limit register therm hysteresis register smbus address decode alert emc1182 therm / addr dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 7 revision 1.0 (07-11-13) datasheet chapter 1 block diagram figure 1.1 emc1182 block diagram
smdata smclk 1 2 3 4 alert / therm2 dn therm / addr gnd exposed pad dp vdd 8 7 6 5 emc1182 dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 8 smsc emc1182 datasheet chapter 2 pin description figure 2.1 emc1182 pin diagram, tdfn-8 2mm x 3mm / dfn-8 3mm x 3mm table 2.1 emc11 82 pin description pin number name function type 1 vdd power supply power 2 dp external diode positive (anode) connection aio 3 dn external diode negative (cathode) connection aio 4 therm / addr therm - active low critical therm output signal - requires pull-up resistor od (5v) addr - selects smbus address based on pull- up resistor od (5v) 5 gnd ground power 6a l e r t / therm2 active low digital alert / therm2 output signal - requires pull-up resistor od (5v) 7s m d a t a smbus data input/output - requires pull-up resistor diod (5v) 8 smclk smbus clock input - requires pull-up resistor di (5v) bottom pad exposed pad not internally connected, but recommend grounding. -
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 9 revision 1.0 (07-11-13) datasheet the pin types are described ta b l e 2.2 . table 2.2 pin types pin type description power this pin is used to supply power or ground to the device. aio analog input / output -this pin is used as an i/o for analog signals. di digital input - this pin is used as a digital input. this pin is 5v tolerant. diod digital input / open drain out put - this pin is used as a di gital i/o. when it is used as an output, it is open drain and requires a pull-up resistor. this pin is 5v tolerant. od open drain digital output - this pin is used as a digital output. it is open drain and requires a pull-up resistor. this pin is 5v tolerant.
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 10 smsc emc1182 datasheet chapter 3 electrical specifications 3.1 absolute maximum ratings note: stresses at or above those listed could cause pe rmanent damage to the device. this is a stress rating only and functional operation of the devic e at any other condition above those indicated in the operation sections of th is specification is not implied. note 3.1 for the 5v tolerant pins that have a pull-up resistor (smclk, smdata, therm , and alert / therm2 ), the pull-up voltage must not exceed 3.6v when the device is unpowered. 3.2 electrical specifications table 3.1 absolute maximum ratings description rating unit supply voltage (v dd ) -0.3 to 4.0 v voltage on 5v tolerant pins (v 5vt_pin ) -0.3 to 5.5 v voltage on 5v tolerant pins (|v 5vt_pin - v dd |) (see note 3.1 )0 to 3.6 v voltage on any other pin to ground -0.3 to v dd +0.3 v operating temperature range -40 to +125 c storage temperature range -55 to +150 c lead temperature range refer to jedec spec. j-std-020 package thermal charac teristics for tdfn-8 thermal resistance ( j-a )89c/w esd rating, all pins hbm 2000 v table 3.2 electri cal specifications v dd = 3.0v to 3.6v, t a = -40c to 125c, all typical values at t a = 27c unless otherwise noted. characteristic symbol min typ max units conditions dc power supply voltage v dd 3.0 3.3 3.6 v supply current i dd 200 410 a 0.0625 conversion / sec, dynamic averaging disabled 215 425 a 1 conversion / sec, dynamic averaging disabled
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 11 revision 1.0 (07-11-13) datasheet 325 465 a 4 conversions / sec, dynamic averaging disabled 890 1050 a 4 conversions / sec, dynamic averaging enabled 1120 a > 16 conversions / sec, dynamic averaging enabled standby supply current i dd 170 230 a device in standby mode, no smbus communications, alert and therm pins not asserted. internal temperature monitor temperature accuracy 0.25 1 c -5c < t a < 100c 2 c -40c < t a < 125c temperature resolution 0.125 c external temperature monitor temperature accuracy 0.25 1 c +20c < t diode < +110c 0c < t a < 100c 0.5 2 c -40c < t diode < 127c temperature resolution 0.125 c conversion time all channels t conv 190 ms default settings capacitive filter c filter 2.2 2.7 nf connected across external diode alert / therm2 and therm pins output low voltage v ol 0.4 v i sink = 8ma leakage current i leak 5 a alert / therm2 and sys_shdn pins device powered or unpowered t a < 85c pull-up voltage < 3.6v table 3.2 electrical specifications (continued) v dd = 3.0v to 3.6v, t a = -40c to 125c, all typical values at t a = 27c unless otherwise noted. characteristic symbol min typ max units conditions
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 12 smsc emc1182 datasheet 3.3 smbus electrica l characteristics table 3.3 smbus elec trical specifications v dd = 3.0 to 3.6v, t a = -40c to 125c, all typical values are at t a = 27c unless otherwise noted. characteristic symbol min typ max units conditions smbus interface input high voltage v ih 1.4 v dd v 5v tolerant. voltage threshold based on 1.8v operation input low voltage v il -0.3 0.8 v 5v tolerant. voltage threshold based on 1.8v operation leakage current i leak 5 a powered or unpowered ta < 85c hysteresis 50 mv input capacitance c in 5pf output low sink current i ol 8.2 15 ma smdata = 0.4v smbus timing clock frequency f smb 10 400 khz spike suppression t sp 50 ns bus free time stop to start t buf 1.3 s hold time: start t hd:sta 0.6 s setup time: start t su:sta 0.6 s setup time: stop t su:sto 0.6 s data hold time t hd:dat 0 s when transmitting to the master data hold time t hd:dat 0.3 s when receiving from the master data setup time t su:dat 100 ns clock low period t low 1.3 s clock high period t high 0.6 s clock/data fall time t fall 300 ns min = 20+0.1c load ns clock/data rise time t rise 300 ns min = 20+0.1c load ns capacitive load c load 400 pf per bus line timeout t timeout 25 35 ms disabled by default
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 13 revision 1.0 (07-11-13) datasheet chapter 4 system management bus interface protocol 4.1 communications protocol the emc1182 communicates with a host controller, such as an smsc sio, through the smbus. the smbus is a two-wire serial communication prot ocol between a computer host and its peripheral devices. a detailed timing diagram is shown in figure 4.1 . for the first 15ms after power-up the device may not respond to smbus communications. . 4.1.1 smbus start bit the smbus start bit is defined as a transition of the smbus data line from a logic ?1? state to a logic ?0? state while the smbus clock line is in a logic ?1? state. 4.1.2 smbus address and rd / wr bit the smbus address byte consists of the 7-bit client address followed by the rd / wr indicator bit. if this rd / wr bit is a logic ?0?, the smbus host is writ ing data to the client device. if this rd / wr bit is a logic ?1?, the smbus host is reading data from the client device. the emc1182-a smbus slave address is de termined by the pull-up resistor on the therm pin as shown in ta b l e 4.1, "smbus address decode" . the address decode is performed by pulling known cu rrents from vdd through the external resistor causing the pin voltage to drop based on the respective current / resistor relationship. this pin voltage is compared against a threshold that det ermines the value of the pull-up resistor. figure 4.1 smbus timing diagram table 4.1 smbus address decode pull up resistor on therm pin (5%) smbus address 4.7k 1111_100(r/w )b 6.8k 1011_100(r/w )b smdata smclk t buf p s s - start condition p - stop condition p s t high t low t hd:sta t su:sto t hd:sta t hd:dat t su:dat t su:sta t fall t rise
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 14 smsc emc1182 datasheet the emc1182-1 smbus address is hard coded to 1001_100(r/ w ). the emc1182-2 smbus address is hard coded to 1001_101(r/ w ). 4.1.3 therm pin considerations because of the decode method used to determine the smbus address, it is im portant that the pull-up resistance on the therm pin be within the tolerances shown in ta b l e 4.1 . additionally, the pull-up resistor on the therm pin must be connected to the same 3.3v supply that drives the vdd pin. for 15ms after power up, the therm pin must not be pulled low or the smbus address will not be decoded properly. if the system requirements do not permit these conditions, the therm pin must be isolated from its hard-wired or?d bus during this time. one method of isolating this pin is shown in figure 4.4, "isolating the therm pin" . 4.1.5 smbus data bytes all smbus data bytes are sent most significant bit first and composed of 8-bits of information. 4.1.6 smbus ack and nack bits the smbus client will acknowledge all data bytes that it receives. this is done by the client device pulling the smbus data line low after the 8th bit of each byte that is transmitt ed. this applies to the write byte protocol. the host will nack (not acknowledge) the last data by te to be received from the client by holding the smbus data line high after the 8th data bit has been sent. 10k 1001_100(r/w )b 15k 1101_100(r/w )b 22k 0011_100(r/w )b 33k 0111_100(r/w )b figure 4.4 isolating the therm pin table 4.1 smbus address decode (continued) pull up resistor on therm pin (5%) smbus address +3.3v shared therm 22k 4.7k - 33k +2.5 - 5v emc1182 8 7 6 5 smdata smclk 1 2 3 4 alert / addr vdd dp dn therm gnd
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 15 revision 1.0 (07-11-13) datasheet 4.1.7 smbus stop bit the smbus stop bit is defined as a transition of the smbus data line from a logic ?0? state to a logic ?1? state while the smbus clock line is in a logic ?1 ? state. when the device detects an smbus stop bit and it has been communicating with the smbus protoc ol, it will reset its clie nt interface and prepare to receive further communications. 4.1.8 smbus timeout the emc1182 supports smbus timeout. if t he clock line is held low for longer than t timeout , the device will reset its smbus protocol . this function can be enabled by setting the timeout bit (see section 6.11, "consecutive alert register 22h" ). 4.1.9 smbus and i 2 c compatibility the emc1182 is compatible with smbus and i 2 c. the major differences between smbus and i 2 c devices are highlighted here. for more information, refer to the smbus 2.0 and i 2 c specifications. for information on using the emc1182 in an i 2 c system, refer to smsc an 14.0 smsc dedicated slave devices in i 2 c systems. 1. emc1182 supports i 2 c fast mode at 400khz. this covers the smbus max time of 100khz. 2. minimum frequency for smbus communications is 10khz. 3. the smbus client protocol will reset if the clock is held at a logic ?0? for longer than 30ms. this timeout functionality is disabled by default in the emc1182 and can be enabled by writing to the timeout bit. i 2 c does not have a timeout. 4. i 2 c devices do not support the alert response addre ss functionality (which is optional for smbus). attempting to communicate with the emc1182 smbus interface with an invalid slave address or invalid protocol will result in no response from the devic e and will not affect its register contents. stretching of the smclk signal is support ed, provided other devices on the smbus control the timing. 4.2 smbus protocols the device supports send byte, read byte, write byte, receive byte, and the alert response address as valid protocols as shown below. all of the below protocols use the convention in ta b l e 4.1 . table 4.1 protocol format data sent to device data sent to the host # of bits sent # of bits sent
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 16 smsc emc1182 datasheet 4.2.1 write byte the write byte is used to write one byte of data to the registers, as shown in table 4.2 . 4.2.2 read byte the read byte protocol is used to read one byte of data from the registers as shown in table 4.3 . 4.2.3 send byte the send byte protocol is used to set the internal address register pointer to the correct address location. no data is transferred during the send byte protocol as shown in ta b l e 4.4 . 4.2.4 receive byte the receive byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. se t via send byte). this is used for consecutive reads of the same register as shown in ta b l e 4.5 . table 4.2 write byte protocol start slave address wr ack register address ack register data ack stop 1 -> 0 yyyy_yyy 0 0 xxh 0 xxh 0 0 -> 1 table 4.3 read byte protocol start slave address wr ack register address ack start slave address rd ack register data nack stop 1 -> 0 yyyy_ yyy 0 0 xxh 0 1 -> 0 yyyy_ yyy 10 xx 10 -> 1 table 4.4 send byte protocol start slave address wr ack register address ack stop 1 -> 0 yyyy_yyy 0 0 xxh 0 0 -> 1 table 4.5 receive byte protocol start slave address rd ack register data nack stop 1 -> 0 yyyy_yyy 1 0 xxh 1 0 -> 1
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 17 revision 1.0 (07-11-13) datasheet 4.3 alert response address the alert output can be used as a proce ssor interrupt or as an smbus alert. when it detects that the alert pin is asserted, the host will send the alert response address (ara) to the general address of 0001_100xb. all devices with active interrupts will respond with their client address as shown in table 4.6 . the emc1182 will respond to the ara in the following way: 1. send slave address and verify that full slav e address was sent (i.e. the smbus communication from the device was not prematurely stopped due to a bus contention event). 2. set the mask_all bit to clear the alert pin. application note: the ara does not clear the status register and if the mask_all bit is cleared prior to the status register being cleared, the alert pin will be reasserted. table 4.6 alert response address protocol start alert response address rd ack device address nack stop 1 -> 0 0001_100 1 0 yyyy_yyy 1 0 -> 1
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 18 smsc emc1182 datasheet chapter 5 product description the is an smbus temperature sensor. the emc1182 monitors one internal diode and one externally connected temperature diode. thermal management is performed in cooperation with a host device. this consists of the host reading the temperature data of both the external and inte rnal temperature diodes of the emc1182 and using that data to control the speed of one or more fans. the emc1182 has two levels of monitoring. the first provides a maskable alert / therm2 signal to the host when the measured te mperatures exceeds user program mable limits. this allows the emc1182 to be used as an independent thermal watc hdog to warn the host of temperature hot spots without direct control by the host. the second level of monitoring provides a non-maskable interrupt on the therm pin if the measured temperat ures meet or exceed a second programmable limit. figure 5.1 shows a system level block diagram of the emc1182. 5.1 modes of operation the emc1182 has two modes of operation. ? active (run) - in this mode of operation, the a dc is converting on all temperature channels at the programmed conversion rate. the temperature data is updated at the end of every conversion and the limits are checked. in active mode, writ ing to the one-shot register will do nothing. ? standby (stop) - in this mode of operation, the majority of circuitry is powered down to reduce supply current. the temperature data is not updated and the limits are not checked. in this mode of operation, the smbus is fully active and the pa rt will return requested data. writing to the one- shot register will enable the device to update a ll temperature channels. once all the channels are updated, the device will return to the standby mode. figure 5.1 system diagram for emc1182 cpu / gpu emc1182 host dp dn smdata thermal junction smclk smbus interface therm / addr alert / therm2 power control vdd gnd vdd = 3.3v 1.8v 1.8v ? 3.3v
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 19 revision 1.0 (07-11-13) datasheet 5.2 conversion rates the emc1182 may be configured for different conv ersion rates based on the system requirements. the conversion rate is configured as described in section 6.5 . the default conversion rate is 4 conversions per second. other available conversion rates are shown in ta b l e 6.6, "conversion rate" . 5.3 dynamic averaging dynamic averaging causes the emc1 182 to measure the external diode channels for an extended time based on the selected conversion rate. this functionality can be disabled for increased power savings at the lower conversion rates (see section 6.4, "configuration register 03h / 09h" ). when dynamic averaging is enabled, the device will automatically adjust the samp ling and measurement time for the external diode channels. this allows the device to average 2x or 16x longer than the normal 11 bit operation (nominally 21ms per channel) while still maintaining the selected conversion rate. the benefits of dynamic averaging are im proved noise rejection due to the longer integration time as well as less random variation of the temperature measurement. when enabled, the dynamic averaging applies when a one-shot command is issued. the device will perform the desired averaging during the one-shot operation according to the selected conversion rate. when enabled, the dynamic averaging will affect the average supply current based on the chosen conversion rate as shown in ta b l e 5.1 . 5.4 therm output the therm output is asserted independently of the alert output and cannot be masked. whenever any of the measured temperatures exceed the user programmed therm limit values for the programmed number of cons ecutive measurements, the therm output is asserted. once it has been asserted, it will remain asserted until all measur ed temperatures drop below the therm limit minus the therm hysteresis (also programmable). table 5.1 supply current vs. conversion rate for emc1182 conversion rate average supply current (typical) averaging factor (based on 11-bit operation) enabled (default) disabled enabled (default) disabled 1 / 16 sec 210ua 200ua 16x 1x 1 / 8 sec 265ua 200ua 16x 1x 1 / 4 sec 330ua 200ua 16x 1x 1 / 2 sec 395ua 200ua 16x 1x 1 / sec 460ua 215ua 16x 1x 4 / sec (default) 890ua 325ua 8x 1x 8 / sec 1010ua 630ua 4x 1x 16 / sec 1120ua 775ua 2x 1x 32 / sec 1200ua 1050ua 1x 1x 64 / sec 1400ua 1100ua 0.5x 0.5x
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 20 smsc emc1182 datasheet when the therm pin is asserted, the therm status bits will likewise be set. reading these bits will not clear them until the therm pin is deasserted. once the therm pin is deasserted, the therm status bits will be automatically cleared. 5.4.1 therm pin considerations because of the decode method used to determine the smbus address, it is im portant that the pull-up resistance on therm pin be within 10% tolerance. addi tionally, the pull-up resistor on the therm pin must be connected to the same 3. 3v supply that drives the vdd pin. for 15ms after power up, the therm pin must not be pulled low or the smbus address will not be decoded properly. if the system requirements do not permit these conditions, the therm pin must be isolated from the bus during this time. one method of isolating this pin is shown in figure 5.2 . . 5.5 alert / therm2 output the alert / therm2 pin is an open drain output and r equires a pull-up resistor to v dd and has two modes of operation: interrupt mode a nd comparator mode. the mode of the alert / therm2 output is selected via the alert / compalert/therm bit in the configuration register (see section 6.4 ). 5.5.1 alert / therm2 pin interruptalert mode when configured to operate in interrupt mode, the alert / therm2 pin asserts low when an out of limit measurement ( > high limit or < low limit) is detected on any diode or when a diode fault is detected, functioni ng as any standard alert in on the smbus. the alert / therm2 pin will remain asserted as long as an out-of-limit condition remains. once the out-of-limit condition has been removed, the alert / therm2 pin will remain asserted until the appropriate status bits are cleared. the alert / therm2 pin can be masked by settin g the mask_all bit. once the alert / therm2 pin has been masked, it will be de-asserted and remain de-asserted until the mask_all bit is cleared by the user. any interrupt conditions that occur while the alert / therm2 pin is masked will update the status register normally. there are also individual channel masks (see section 6.10 ). the alert / therm2 pin is used as an interrupt signal or as an smbus alert signal that allows an smbus slave to communicate an error condition to the master. one or more alert / therm2 outputs can be hard-wired together. 5.5.2 alert / therm2 pin comparatortherm mode when the alert / therm2 pin is configured to operate in comp arator mode, it will be asserted if any of the measured temperatures exceeds the re spective high limit, acting as a second therm function figure 5.2 isolating therm pin emc1182 smdata smclk alert vdd dp dn therm / addr gnd 1 2 3 4 8 7 6 5 +3.3v shared therm 22 k 4.7k - 33 k +2.5 - 5v
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 21 revision 1.0 (07-11-13) datasheet in. the alert / therm2 pin will remain asserted until all te mperatures drop below the corresponding high limit minus the therm hysteresis value. when the alert / therm2 pin is asserted in comparator mode, the corresponding high limit status bits will be set. reading these bits will not clear them until the alert / therm2 pin is deasserted. once the alert pin is deasserted, the status bi ts will be automatically cleared. the mask_all bit will not block the alert / therm2 pin in this mode; however, the individual channel masks (see section 6.10 ) will prevent the respective channel from asserting the alert / therm2 pin. 5.6 temperature measurement the emc1182 can monitor the temperature of one externally connected diode. the device contains programmable high, low, and therm limits for all measured temperature channels. if the measured temperature goes be low the low limit or above the high limit, the alert pin can be asserted (based on user settings). if the measured tem perature meets or exceeds the therm limit, the therm pin is asserted unconditionally, providing two tiers of temperature detection. 5.6.1 beta compensation the emc1182 is configured to monitor the temperatur e of basic diodes (e.g., 2n3904) or cpu thermal diodes. for external diode 1, it automatically detect s the type of external diode (cpu diode or diode connected transistor) and determines the optimal se tting to reduce temperatur e errors introduced by beta variation. compensating for this error is also known as implementing the transistor or bjt model for temperature measurement. for discrete transistors configured with the collector and base shorted together, the beta is generally sufficiently high such that the percent change in bet a variation is very small. for example, a 10% variation in beta for two forced emitter currents with a transistor whose ideal beta is 50 would contribute approximately 0.25c error at 100c. however for s ubstrate transistors where the base-emitter junction is used for temperature measurement and the collector is tied to the substrat e, the proportional beta variation will cause large error. for example, a 10% variation in beta for two forced emitter currents with a transistor whose ideal beta is 0.5 would contribute approximately 8.25c error at 100c. 5.6.2 resistance error correction (rec) parasitic resistance in series with the external diodes will limit the accuracy obtainable from temperature measurement devices. the voltage devel oped across this resistance by the switching diode currents cause the temperat ure measurement to read highe r than the true temperature. contributors to series resistance are pcb trace resistance, on die (i.e. on the processor) metal resistance, bulk resistance in the base and emitter of the temperature transistor. typically, the error caused by series resistance is +0.7c per ohm. the emc1182 automatically corrects up to 100 ohms of series resistance. 5.6.3 programmable external diode ideality factor the emc1182 is designed for external diodes with an ideality factor of 1.008. not all external diodes, processor or discrete, will have this exact value. this variation of the ideality factor introduces error in the temperature measurement which must be corrected for. this correction is typically done using programmable offset registers. since an ideality fa ctor mismatch introduces an error that is a function of temperature, this correction is only accurate within a small range of te mperatures. to provide maximum flexibility to the user, the emc1182 provides a 6-bit register for each external diode where the ideality factor of the diode used is progra mmed to eliminate errors across all temperatures.
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 22 smsc emc1182 datasheet application note: when monitoring a substrate transistor or cp u diode and beta compensation is enabled, the ideality factor should not be adjusted. beta compensation automatically corrects for most ideality errors. 5.7 diode faults the emc1182 detects an open on the dp and dn pi ns, and a short across the dp and dn pins. for each temperature measurement m ade, the device checks for a di ode fault on the external diode channel(s). when a diode fault is detected, the alert / therm2 pin asserts (unless masked, see section 5.8 ) and the temperature data reads 00h in the msb and lsb registers (note: the low limit will not be checked). a diode fault is defined as one of the following: an open between dp and dn, a short from v dd to dp, or a short from v dd to dn. if a short occurs across dp and dn or a short occurs from dp to gnd, the low limit status bit is set and the alert / therm2 pin asserts (unless masked). this c ondition is indistinguishable from a temperature measurement of 0.000c (-64c in extended range) result ing in temperature data of 00h in the msb and lsb registers. if a short from dn to gnd occurs (with a diode connected), temperature m easurements will continue as normal with no alerts. 5.8 consecutive alerts the emc1182 contains multiple consecutive aler t counters. one set of counters applies to the alert / therm2 pin and the second set of counters applies to the therm pin. each temperature measurement channel has a separate cons ecutive alert counter for each of the alert / therm2 and therm pins. all counters are user programmable and determine the number of consecutive measurements that a temperature channel(s) must be out-of-limit or reporting a diode fault before the corresponding pin is asserted. see section 6.11, "consecutive alert register 22h" for more details on the consecutive alert function. 5.9 digital filter to reduce the effect of noise and temperature spik es on the reported temperat ure, the external diode channel uses a programmable digital filter. this filter can be configured as level 1, level 2, or disabled (default) (see section 6.14 ). the typical filter performance is shown in figure 5.4 and figure 5.5 .
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 23 revision 1.0 (07-11-13) datasheet figure 5.4 temperature filter step response figure 5.5 temperature filter impulse response filter step response 0 10 20 30 40 50 60 70 80 90 02468101214 sample s temperature (c) disabled level1 level2 filter impulse response 0 10 20 30 40 50 60 70 80 90 02468101214 samples temperature (c) disabled level1 level2
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 24 smsc emc1182 datasheet 5.10 temperature meas urement results and data the temperature measurement results are stored in the internal and external temperature registers. these are then compared with the values stored in the high and low limit registers. both external and internal temperature measurements ar e stored in 11-bit format with the eight (8) most significant bits stored in a high byte register and the three (3) l east significant bits stored in the three (3) msb positions of the low byte regist er. all other bits of the low byte register are set to zero. the emc1182 has two selectable temperature ranges. the default range is from 0c to +127c and the temperature is represented as binary number able to report a temperature from 0c to +127.875c in 0.125c steps. the extended range is an extended temperature ra nge from -64c to +191c. the data format is a binary number offset by 64c. the extended range is used to measure temperature diodes with a large known offset (such as amd processor diodes) wher e the diode temperature plus the offset would be equivalent to a temperature higher than +127c. table 5.2 shows the default and extended range formats. table 5.2 temperature data format temperature (c) default range 0c to 127c extende d range -64c to 191c diode fault 000 0000 0000 000 0000 0000 -64 000 0000 0000 000 0000 0000 -1 000 0000 0000 001 1111 1000 0 000 0000 0000 010 0000 0000 0.125 000 0000 0001 010 0000 0001 1 000 0000 1000 010 0000 1000 64 010 0000 0000 100 0000 0000 65 010 0000 1000 100 0000 1000 127 011 1111 1000 101 1111 1000 127.875 011 1111 1111 101 1111 1111 128 011 1111 1111 110 0000 0000 190 011 1111 1111 111 1111 0000 191 011 1111 1111 111 1111 1000 >= 191.875 011 1111 1111 111 1111 1111
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 25 revision 1.0 (07-11-13) datasheet chapter 6 register description the registers shown in ta b l e 6.1 are accessible through the smbus. an entry of ?-? indicates that the bit is not used and will always read ?0?. table 6.1 register set in hexadecimal order register address r/w register name function default value page 00h r internal diode data high byte stores the integer data for the internal diode 00h page 27 01h r external diode data high byte stores the integer data for the external diode 00h 02h r-c status stores status bits for the internal diode and external diode 00h page 28 03h r/w configuration controls the general operation of the device (mirrored at address 09h) 00h page 28 04h r/w conversion rate controls the conversion rate for updating temperature data (mirrored at address 0ah) 06h (4/sec) page 29 05h r/w internal diode high limit stores the 8-bit high limit for the internal diode (mirrored at address 0bh) 55h (85c) page 30 06h r/w internal diode low limit stores the 8-bit low limit for the internal diode (mirrored at address 0ch) 00h (0c) 07h r/w external diode high limit high byte stores the integer portion of the high limit for the external diode (mirrored at register 0dh) 55h (85c) 08h r/w external diode low limit high byte stores the integer portion of the low limit for the external diode (mirrored at register 0eh) 00h (0c) 09h r/w configuration controls the general operation of the device (mirrored at address 03h) 00h page 28 0ah r/w conversion rate controls the conversion rate for updating temperature data (mirrored at address 04h) 06h (4/sec) page 29
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 26 smsc emc1182 datasheet 0bh r/w internal diode high limit stores the 8-bit high limit for the internal diode (mirrored at address 05h) 55h (85c) page 30 0ch r/w internal diode low limit stores the 8-bit low limit for the internal diode (mirrored at address 06h) 00h (0c) 0dh r/w external diode high limit high byte stores the integer portion of the high limit for the external diode (mirrored at register 07h) 55h (85c) 0eh r/w external diode low limit high byte stores the integer portion of the low limit for the external diode (mirrored at register 08h) 00h (0c) 0fh w one shot a write to this register initiates a one shot update. 00h page 31 10h r external diode data low byte stores the fractional data for the external diode 00h page 27 11h r/w scratchpad scratchpad register for software compatibility 00h page 31 12h r/w scratchpad scratchpad register for software compatibility 00h page 31 13h r/w external diode high limit low byte stores the fractional portion of the high limit for the external diode 00h page 30 14h r/w external diode low limit low byte stores the fractional portion of the low limit for the external diode 00h 19h r/w external diode therm limit stores the 8-bit critical temperature limit for the external diode 55h (85c) page 32 1fh r/w channel mask register controls the masking of individual channels 00h page 32 20h r/w internal diode therm limit stores the 8-bit critical temperature limit for the internal diode 55h (85c page 32 21h r/w therm hysteresis stores the 8-bit hysteresis value that applies to all therm limits 0ah (10c) 22h r/w consecutive alert controls the number of out-of-limit conditions that must occur before an interrupt is asserted 70h page 33 25h r/w external diode1 beta configuration stores the beta compensation circuitry settings for external diode1 08h page 35 27h r/w external diode ideality factor stores the ideality factor for the external diode 12h (1.008) page 35 table 6.1 register set in hexadecimal order (continued) register address r/w register name function default value page
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 27 revision 1.0 (07-11-13) datasheet 6.1 data read interlock when any temperature channel high byte register is read, the corresponding low byte is copied into an internal ?shadow? register. the user is free to r ead the low byte at any time and be guaranteed that it will correspond to the previously read high byte. regardless if the low byte is read or not, reading from the same high byte register again will auto matically refresh this stored low byte data. 6.2 temperature data registers as shown in ta b l e 6.2 , all temperatures are stored as an 11-bit value with the high byte representing the integer value and the low byte representing the fr actional value left justified to occupy the msbits. 29h r internal diode data low byte stores the fractional data for the internal diode 00h page 27 40h r/w filter control controls the digital filter setting for the external diode channel 00h page 37 fdh r product id stores a fixed value that identifies the device 20h page 37 feh r manufacturer id stores a fixed value that represents smsc 5dh page 37 ffh r revision stores a fixed value that represents the revision number 07h page 38 table 6.2 temperature data registers addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 00h r internal diode high byte 128 64 32 16 8 4 2 1 00h 29h r internal diode low byte 0.5 0.25 0.125 - - - - - 00h 01h r external diode high byte 128 64 32 16 8 4 2 1 00h 10h r external diode low byte 0.5 0.25 0.125 - - - - - 00h table 6.1 register set in hexadecimal order (continued) register address r/w register name function default value page
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 28 smsc emc1182 datasheet 6.3 status register 02h the status register reports the operating status of the internal diode and external diode channels. when any of the bits are set (excluding the busy bit) either the alert / therm2 or therm pin is being asserted. the alert / therm2 and therm pins are controlled by the respective consecutive alert counters (see section 6.11 ) and will not be asserted until the programmed consecutive alert count has been reached. the status bits (except etherm and itherm) will remain set until read unless the alert pin is configured as a second therm output (see section 5.4 ). bit 7 - busy - this bit indicates that the adc is cu rrently converting. this bi t does not cause either the alert / therm2 or therm pin to be asserted. bit 6 - ihigh - this bit is set when the intern al diode channel exceeds its programmed high limit. when set, this bit will assert the alert / therm2 pin. bit 5 - ilow - this bit is set when the internal diode channel drops below its programmed low limit. when set, this bit will assert the alert / therm2 pin. bit 4 - ehigh - this bit is set when the external diode channel exceeds its programmed high limit. when set, this bit will assert the alert / therm2 pin. bit 3 - elow - this bit is set when the external diode channel drops below its programmed low limit. when set, this bit will assert the alert / therm2 pin. bit 2 - fault - this bit is asserted when a diode fault is detected. when set, this bit will assert the alert / therm2 pin. bit 1 - etherm - this bit is set when the external diode channel exceeds the programmed therm limit. when set, this bit will assert the therm pin. this bit will remain set until the therm pin is released at which point it will be automatically cleared. bit 0 - itherm - this bit is set when the internal diode channel exceeds the programmed therm limit. when set, this bit will assert the therm pin. this bit will remain set until the therm pin is released at which point it will be automatically cleared. 6.4 configuration register 03h / 09h the configuration register controls the basic operati on of the device. this register is fully accessible at either address. table 6.3 status register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 02h r-c status busy ihigh ilow ehigh elow fault etherm itherm 00h table 6.4 configuration register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 03h r/w configuration mask_ all run/ stop alert / therm2 recd - range davg_ dis - 00h 09h
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 29 revision 1.0 (07-11-13) datasheet bit 7 - mask_all - masks the alert / therm2 pin from asserting. ? ?0? - (default) - the alert / therm2 pin is not masked. if any of the appropriate status bits are set the alert / therm2 pin will be asserted. ? ?1? - the alert / therm2 pin is masked. it will not be asserted for any interrupt condition unless it is configured in comparator mode. the status registers will be updated normally. bit 6 - run / stop - controls active/standby modes. ? ?0? (default) - the device is in acti ve mode and converting on all channels. ? ?1? - the device is in standby mode and not converting. bit 5 - alert / therm2 - controls the operation of the alert / therm2 pin. ? ?0? (default) - the alert / therm2 acts as an alert pin and has interrupt behavior as described in section 5.5.1 . ? ?1? - the alert / therm2 acts as a therm pin and has comparator behavior as described in section 5.5.2 . in this mode the mask_all bit is ignored. bit 4 - recd - disables the resistance error correction (rec) for the external diode. ? ?0? (default) - rec is enabled for the external diode. ? ?1? - rec is disabled for the external diode. bit 2 - range - configures the measurement range and data format of the temperature channels. ? ?0? (default) - the temperature measurement range is 0c to +127.875c and the data format is binary. ? ?1? -the temperature measuremen t range is -64c to +191.875c and the data format is offset binary (see table 5.2 ). bit 1 - davg_dis - disables the dynamic av eraging feature on all temperature channels. ? ?0? (default) - the dynamic averaging feature is enabled. all temperature c hannels will be converted with an averaging factor that is based on the conversion rate as shown in table 6.6 . ? ?1? - the dynamic averaging featur e is disabled. all temperature channels will be converted with a maximum averaging factor of 1x (equivalent to 11-bit conversion). for higher conversion rates, this averaging factor will be reduced as shown in table 6.6 . 6.5 conversion rate register 04h / 0ah the conversion rate register controls how ofte n the temperature measurement channels are updated and compared against the limits. this register is fully accessible at either address. bits 3-0 - conv[3:0] - determines the conversion rate as shown in ta b l e 6.6 . table 6.5 conversion rate register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 04h r/w conversion rate - - - - conv[3:0] 06h (4/sec) 0ah
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 30 smsc emc1182 datasheet 6.6 limit registers table 6.6 conversion rate conv[3:0] conversions / second hex 3 2 1 0 0h 0 0 0 0 / 16 1h 0 0 0 1 1 / 8 2h 0 0 1 0 1 / 4 3h 0 0 1 1 1 / 21 4h 0 1 0 0 1 5h 0 1 0 1 2 6h 0 1 1 0 4 (default) 7h 0 1 1 1 8 8h 1 0 0 0 16 9h 1 0 0 1 32 ah 1 0 1 0 64 bh - fh all others 1 table 6.7 temperature limit registers addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 05h r/w internal diode high limit 128643216 8 42 1 55h (85c) 0bh 06h r/w internal diode low limit 128643216 8 42 1 00h (0c) 0ch 07h r/w external diode high limit high byte 128643216 8 42 1 55h (85c) 0dh 13h r/w external diode high limit low byte 0.5 0.25 0.125 - - - - - 00h
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 31 revision 1.0 (07-11-13) datasheet the device contains both high and low limits for al l temperature channels. if the measured temperature exceeds the high limit, then the corresponding status bit is set and the alert / therm2 pin is asserted. likewise, if the measured temperature is less t han or equal to the low limit, the corresponding status bit is set and the alert / therm2 pin is asserted. the data format for the limits must match the select ed data format for the temp erature so that if the extended temperature range is used, the limits mu st be programmed in the extended data format. the limit registers with multiple addresses are fully accessible at either address. when the device is in standby mode, updating the li mit registers will have no effect until the next conversion cycle occurs. this can be initiated via a write to the one shot register (see section 6.8, "one shot register 0fh" ) or by clearing the run / stop bit (see section 6.4, "config uration register 03h / 09h" ). 6.7 scratchpad re gisters 11h and 12h the scratchpad registers are read / write registers that are used for place holders to be software compatible with legacy programs. reading from th e registers will return what is written to them. 6.8 one shot register 0fh the one shot register is used to initiate a one sh ot command. writing to the one shot register when the device is in standby mode and busy bit (in status register) is ?0?, will immediately cause the adc to update all temperature me asurements. writing to the one shot r egister while the device is in active mode will have no effect. 08h r/w external diode low limit high byte 128643216 8 42 1 00h (0c) 0eh 14h r/w external diode low limit low byte 0.5 0.25 0.125 - - - - - 00h table 6.8 scratchpad register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 11h r/w scratchpad 7 6 5 4 3 2 1 0 00h 12h r/w scratchpad 7 6 5 4 3 2 1 0 00h table 6.7 temperature limit registers (continued) addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 32 smsc emc1182 datasheet 6.9 therm limit registers the therm limit registers are used to determine whet her a critical thermal event has occurred. if the measured temperature exc eeds the therm limit, the therm pin is asserted. the limit setting must match the chosen data format of the temperature reading registers. unlike the alert / therm2 pin, the therm pin cannot be masked. additionally, the therm pin will be released once the temperature drops below the corresponding threshold minus the therm hysteresis. 6.10 channel mask register 1fh the channel mask register controls individual channel masking. when a channel is masked, the alert / therm2 pin will not be asserted when the masked channel reads a diode fault or out of limit error. the channel mask does not mask the therm pin. bit 1 - extmask - masks the alert / therm2 pin from asserting when the external diode channel is out of limit or reports a diode fault. ? ?0? (default) - the external diode channel will cause the alert / therm2 pin to be asserted if it is out of limit or reports a diode fault. ? ?1? - the external diode channel will not cause the alert / therm2 pin to be asserted if it is out of limit or reports a diode fault. bit 0 - intmask - masks the alert / therm2 pin from asserting when the internal diode temperature is out of limit. ? ?0? (default) - the internal diode channel will cause the alert / therm2 pin to be asserted if it is out of limit. ? ?1? - the internal diode channel will not cause the alert / therm2 pin to be asserted if it is out of limit. table 6.9 therm limit registers addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 19h r/w external diode therm limit 128 64 32 16 8 4 2 1 55h (85c) 20h r/w internal diode therm limit 128 64 32 16 8 4 2 1 55h (85c) 21h r/w therm hysteresis 128 64 32 16 8 4 2 1 0ah (10c) table 6.10 channel mask register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 1fh r/w channel mask ---- - - ext mask int mask 00h
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 33 revision 1.0 (07-11-13) datasheet 6.11 consecutive alert register 22h the consecutive alert register determines how many times an out-of-limit error or diode fault must be detected in consecutive measurements before the alert / therm2 or therm pin is asserted. additionally, the consecutive alert register controls the smbus timeout functionality. an out-of-limit condition (i.e. hi gh, low, or fault) occurring on the same temperature channel in consecutive measurements will increm ent the consecutive alert counter. the counters will also be reset if no out-of-limit condition or diode fault condition occurs in a consecutive reading. when the alert / therm2 pin is configured as an interrupt, when the consecutive alert counter reaches its programmed value, the following will occur: the status bit(s) for t hat channel and the last error condition(s) (i .e. ehigh) will be set to ?1?, the alert / therm2 pin will be asserted, the consecutive alert counter will be clea red, and measurements will continue. when the alert / therm2 pin is configured as a comparator , the consecutive alert counter will ignore diode fault and low limit errors and only increment if the measured temperature exceeds the high limit. additionally, once the consecutive al ert counter reaches the programmed limit, the alert / therm2 pin will be asserted, but the counter will not be reset. it will remain set until the temperature drops below the high limit minus the therm hysteresis value. for example, if the calrt[2:0] bits are set for 4 consecutive alerts on an emc1182 device, the high limits are set at 70c, and none of the channels are masked, the alert / therm2 pin will be asserted after the following four measurements: 1. internal diode reads 71c and the external diode reads 69c. consecutive alert counter for int is incremented to 1. 2. both the internal diode and the external diode read 71c. consecutive alert counter for int is incremented to 2 and for ext is set to 1. 3. the external diode reads 71c and the internal diode reads 69c. consecutive alert counter for int is cleared and ext is incremented to 2. 4. the internal diode reads 71c and the external diode reads 71c. consecutive alert counter for int is set to 1 and ext is incremented to 3. 5. the internal diode reads 71c and the external diode reads 71c. consecutive alert counter for int is incremented to 2 and ext is incremented to 4. the appropriate status bits are set for ext and the alert / therm2 pin is asserted. ext counter is reset to 0 and all other counters hold the last value until the nex t temperature measurement. bit 7 - timeout - determines whether the smbus timeout function is enabled. ? ?0? (default) - the smbus timeout feature is disabled. the smclk line can be held low indefinitely without the device resetting its smbus protocol. ? ?1? - the smbus timeout feature is enabled. if the smclk line is held low for more than t timeout , the device will reset the smbus protocol. bits 6-4 cthrm[2:0] - determines the number of consecutive measurements that must exceed the corresponding therm limit and hardware thermal shutdown limit before the sys_shdn pin is asserted. all temperature channels us e this value to set the respec tive counters. the consecutive therm counter is incremented wh enever any of the measurements exceed the corresponding therm limit or if the external diode measurement exceeds the hardware thermal shutdown limit. table 6.11 consecutive alert register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 22h r/w consecutive alert time out cthrm[2:0] calrt[2:0] - 70h
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 34 smsc emc1182 datasheet if the temperature drops below the therm limit or hardware ther mal shutdown limit, the counter is reset. if the programmed number of consecutive measurements exceed the therm limit or hardware thermal shutdown limit, and the appropriate channel is linked to the sys_shdn pin, the sys_shdn pin will be asserted low. once the sys_shdn pin is asserted, the consecutive th erm counter will not reset until the corresponding temperature drops below the approp riate limit minus the corresponding hysteresis. bits 6-4 - cthrm[2:0] - determines the number of consecutive measurements that must exceed the corresponding therm limit before the therm pin is asserted. all temper ature channels use this value to set the respective counters. the consecutive therm counter is incremented whenever any measurement exceed the corresponding therm limit. if the temperature drops below the therm limit, th e counter is reset. if a number of consecutive measurements above the therm limit occurs, the therm pin is asserted low. once the therm pin has been asserted, the consecutive therm counter will not reset until the corresponding temperature drops below the the rm limit minus the therm hysteresis value. the bits are decoded as shown in ta b l e 6.12 . the default setting is 4 consecutive out of limit conversions. bits 3-1 - calrt[2:0] - determine the number of consecutiv e measurements that must have an out of limit condition or diode fault before the alert / therm2 pin is asserted. both temperature channels use this value to set the respective counters. the bits are decoded as shown in ta b l e 6.12 . the default setting is 1 consecutive out of limit conversion. 6.12 beta configuration register 25h this register is used to set the beta compensation fa ctor that is used for the external diode channel. ? ?0? - the beta compensation factor aut o-detection circuitry is disabled. ?1? (default) - the beta compensation factor auto-de tection circuitry is enabled. at the beginning of every conversion, the optimal beta compensation factor setting will be determined and applied. table 6.12 consecutive alert / therm settings 210 number of consecutive out of limit measurements 000 1 (default for calrt[2:0]) 001 2 011 3 111 4 (default for cthrm[2:0]) table 6.13 beta configuration register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 25h r/w external diode beta configuration - - - - enable beta[2:0] 08h
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 35 revision 1.0 (07-11-13) datasheet 6.13 external diode ideality factor register 27h this register stores the id eality factors that are applied to the external diode. ta b l e 6.15 defines each setting and the corresponding ideality factor. beta compensation and resistance error correction automatically correct for most diode ideality errors; t herefore, it is not recomme nded that these settings be updated without consulting smsc. for cpu substrate transistors that require the bjt tr ansistor model, the ideality factor behaves slightly differently than for discrete diode- connected transistors. refer to table 6.16 when using a cpu substrate transistor. table 6.14 ideality configuration registers addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 27h r/w external diode ideality factor - - ideality[5:0] 12h table 6.15 ideality factor look-up table (diode model) setting factor setting factor setting factor 08h 0.9949 18h 1.0159 28h 1.0371 09h 0.9962 19h 1.0172 29h 1.0384 0ah 0.9975 1ah 1.0185 2ah 1.0397 0bh 0.9988 1bh 1.0200 2bh 1.0410 0ch 1.0001 1ch 1.0212 2ch 1.0423 0dh 1.0014 1dh 1.0226 2dh 1.0436 0eh 1.0027 1eh 1.0239 2eh 1.0449 0fh 1.0040 1fh 1.0253 2fh 1.0462 10h 1.0053 20h 1.0267 30h 1.0475 11h 1.0066 21h 1.0280 31h 1.0488 12h 1.0080 22h 1.0293 32h 1.0501 13h 1.0093 23h 1.0306 33h 1.0514 14h 1.0106 24h 1.0319 34h 1.0527 15h 1.0119 25h 1.0332 35h 1.0540 16h 1.0133 26h 1.0345 36h 1.0553 17h 1.0146 27h 1.0358 37h 1.0566
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 36 smsc emc1182 datasheet application note: when measuring a 65nm intel cpu, the ideal ity setting should be the default 12h. when measuring a 45nm intel cpu, the ideality setting should be 15h. bit 1 - e1high - this bit is set when the external diode 1 channel exceeds its programmed high limit. bit 0 - ihigh - this bit is set when the internal diode channel exceeds its programmed high limit. bit 1 - elow - this bit is set when the external diode channel drops below its programmed low limit. bit 0 - ilow - this bit is set when the internal diode channel drops below its programmed low limit. bit 1 - etherm - this bit is set when the external diode channel exceeds its programmed therm limit. when set, this bit will assert the therm pin. bit 0- itherm - this bit is set when the internal diode channel exceeds its programmed therm limit. when set, this bit will assert the therm pin. table 6.16 substrate diode ideality factor look-up table (bjt model) setting factor setting factor setting factor 08h 0.9869 18h 1.0079 28h 1.0291 09h 0.9882 19h 1.0092 29h 1.0304 0ah 0.9895 1ah 1.0105 2ah 1.0317 0bh 0.9908 1bh 1.0120 2bh 1.0330 0ch 0.9921 1ch 1.0132 2ch 1.0343 0dh 0.9934 1dh 1.0146 2dh 1.0356 0eh 0.9947 1eh 1.0159 2eh 1.0369 0fh 0.9960 1fh 1.0173 2fh 1.0382 10h 0.9973 20h 1.0187 30h 1.0395 11h 0.9986 21h 1.0200 31h 1.0408 12h 1.0000 22h 1.0213 32h 1.0421 13h 1.0013 23h 1.0226 33h 1.0434 14h 1.0026 24h 1.0239 34h 1.0447 15h 1.0039 25h 1.0252 35h 1.0460 16h 1.0053 26h 1.0265 36h 1.0473 17h 1.0066 27h 1.0278 37h 1.0486
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 37 revision 1.0 (07-11-13) datasheet 6.14 filter control register 40h the filter configuration register controls the digital filter on the external diode channel. bits 1-0 - filter[1:0] - control the level of digital filtering that is applied to the external diode temperature measurem ent as shown in ta b l e 6.18 . see figure 5.4 and figure 5.5 for examples on the filter behavior. 6.15 product id register the product id register holds a unique value that identifies the device. 6.16 smsc id register the manufacturer id register contains an 8-bit word that identifies the smsc as the manufacturer of the emc1182. table 6.17 filter configuration register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 40h r/w filter control - - - - - - filter[1:0] 00h table 6.18 filter decode filter[1:0] averaging 10 0 0 disabled (default) 0 1 level 1 1 0 level 1 1 1 level 2 table 6.19 product id register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default fdh r product id 0 0 1 0 0 0 0 0 20h table 6.20 manufacturer id register addr.r/wregisterb7b6b5b4b3b2b1b0default fehrsmsc id01011101 5dh
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 38 smsc emc1182 datasheet 6.17 revision register the revision register contains an 8-bit word that identifies the die revision. table 6.21 revision register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default ffh r revision00000111 07h
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 39 revision 1.0 (07-11-13) datasheet chapter 7 typical operating curves tem perature error vs. filter capacitor (2n3904, ta = 27c, t diode = 27c, vdd = 3.3v) -1.0 -0.8 -0.5 -0.3 0.0 0.3 0.5 0.8 1.0 0 1000 2000 3000 4000 filter capacitor (pf) temperature error (c) temperature error vs. ambient temperature (2n3904, t diode = 42.5c, vdd = 3.3v) -1.0 -0.8 -0.6 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8 1.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 ambient temperature (c) temperature error (c) temperature error vs. external diode temperature (2n3904, ta = 42.5c, vdd = 3.3v) -1.0 -0.8 -0.6 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8 1.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 external diode temperature (c) temperature error (c) temperature error vs. cpu temperature typical 65nm cpu from major vendor (ta = 27c, vdd = 3.3v, beta = 011, c filter = 470pf) -1 0 1 2 3 4 5 20 40 60 80 100 120 cpu temperature (c) temperature error (c) beta compensation disabled beta compensation enabled
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 40 smsc emc1182 datasheet chapter 8 package information figure 8.1 2mm x 3mm tdfn package drawing
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 41 revision 1.0 (07-11-13) datasheet figure 8.2 2mm x 3mm tdfn package dimensions figure 8.3 2mm x 3mm tdfn package pcb land pattern
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 42 smsc emc1182 datasheet figure 8.4 3mm x 3mm dfn package drawing
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 43 revision 1.0 (07-11-13) datasheet figure 8.5 3mm x 3mm dfn package dimensions
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 44 smsc emc1182 datasheet figure 8.6 8 pin dfn pcb footprint
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 45 revision 1.0 (07-11-13) datasheet 8.1 package markings the emc1182 devices will be marked as shown in figure 8.7 , figure 8.8 ., figure 8.9 , figure 8.10 and figure 8.11 . figure 8.7 emc1182-1 8-pin tdfn package markings figure 8.8 emc1182-2 8-pin tdfn package markings bottom line 1: preface, first digit of device code line 2: second digit of device code, revision top pin 1 e3 bottom marking is not allowed cr bottom line 1: preface, first digit of device code line 2: second digit of device code, revision top pin 1 e3 bottom marking is not allowed dr
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 46 smsc emc1182 datasheet figure 8.9 emc1182-a 8-pin tdfn package markings figure 8.10 emc1182-1 8-pin dfn package markings bottom line 1: preface, first digit of device code line 2: second digit of device code, revision top pin 1 e3 bottom marking is not allowed ar bottom line 1: device code, first two digits of 6 digits of lot number line 2: last 4 digits of lot number top pin 1 44 bottom marking is not allowed ll llll
dual channel 1c temperature sensor with beta compensation and 1.8v smbus communications datasheet smsc emc1182 47 revision 1.0 (07-11-13) datasheet figure 8.11 emc1182-2 8-pin dfn package markings bottom line 1: device code, first two digits of 6 digits of lot number line 2: last 4 digits of lot number top pin 1 44 bottom marking is not allowed ll llll
dual channel 1c temperature sensor with be ta compensation and 1.8v smbus communications datasheet revision 1.0 (07-11-13) 48 smsc emc1182 datasheet chapter 9 datasheet revision history table 9.1 customer revision history revision level & date secti on/figure/entr y correction rev. 1.0 (07-11-13) formal document release

▲Up To Search▲

Price & Availability of EMC1182-2-AIA-TR

	To Download EMC1182-2-AIA-TR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .